The dc fault vulnerability of the MMC is a major issue that constrains its application in HVDC transmission systems. In the event of a short circuit between the dc terminals of the VSC or along the dc cables, even with all insulated-gate bipolar transistors (IGBTs) turned off, the converter behaves as an uncontrolled diode rectifier connected to a low impedance dc load; thus, high ac currents flow through the free-wheeling diodes from the ac grid to the dc side. The low impedance of the shortcircuit path leads to a steep rise in fault current and that may cause serious damage to the converters; hence, the ac or dc circuit breakers (CBs) are traditionally required to disconnect the VSC from the ac grid or dc fault point. But the response of the conventional mechanical CB is too slow and the semiconductors still endure high current stress during the response time; hence, it is unsuitable for dc fault isolation. References [3] [4] [5] present the bypass elements, typically thyristors, that are used to protect the antiparallel diodes of the half-bridge (HB) cells, due to the slow reaction of the ac CB. But the ac CB and bypass element have to be rated at the full prospective short-circuit currents. The solid-state dc CB can achieve fast interruption time but at high capital cost and significant onstate operational losses due to the semiconductors in the main current path [6] . The hybrid dc CB has been proposed where a mechanical path serves as main conduction path with minimal losses during normal operation, and a parallel-connected solid-state breaker is used for dc fault isolation [7] [8] [9] . However, it has a relatively large footprint and its capital cost is still high.
Besides the aforementioned dc fault isolation approach, different topologies based on traditional MMC are addressed in [10] [11] [12] . Another alternative replaces the HB cells with the full-bridge (FB) cells; thus, the capacitors can be inserted into the circuit in either polarity. This feature allows the MMC with FB cells to block dc faults and offers greater controllability [11] . However, this approach requires twice the number of IGBTs in the conduction path; thus, there are higher semiconductor power losses than the equivalent HB arrangement than what is expected. Based on active controlled power-electronic components, the dc transformer is presented in [10] and [12] . Although it has been claimed that this approach can isolate dc faults rapidly and contribute to dc voltage and power-flow control, these additional functionalities are achieved at the expense of much higher capital cost and power losses, and a larger footprint compared to that suggested in [11] and [13] [14] [15] [16] .
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optimize converter performances. Based on current-source converters and MMCs with FB cells, the alternate-arm multilevel converter is presented in [2] , [17] , and [18] . This topology can block dc faults with reduced semiconductor losses compared to [13] ; however, the direct switches composed of series-connected IGBTs are still required. As a result, nearly identical switching characteristics of individual semiconductors with dynamic voltage sharing are required. References [13] , [16] , [19] , and [20] present the hybrid multilevel converter which uses the two-level converter in series with cascaded FB cells. It offers ac fault ride-through capability and can block dc faults. However, the active switches of the two-level VSC still suffer high-voltage (HV) stresses. The dc capacitors of the hybrid multilevel converter are also discharged by a short circuit between the positive and negative dc cables. When the dc-side capacitors are charging to re-establish the rated dc-link voltage, the inrush current from the ac grid is extremely high and poses a risk of system damage. In addition, the main power stage of the proposed hybrid converter in [13] , [16] , [19] , and [20] can only generate two-level output voltages, which contain more harmonics that need to be attenuated by the cascaded FB cells. Furthermore, the use of the two-level converter in the main power stage [13] necessitates the low-power stage to track the fast change rate of voltage, and this makes synchronization of the two power stages challenging. Reference [21] proposed the use of the hybrid converter that employs a three-level MMC in series with a single FB cell to improve the output voltage quality of the grid-side converter for the wind turbine generator. Since the FB cell is rated to block , the proposed hybrid converter is unable to block dc fault and is unsuitable for HVDC transmission system. Also, the extremely large FB cell capacitor is required for the topology presented in [21] .
In order to overcome the aforementioned problems, the hybrid cascaded VSC is proposed and its dc fault ride-through capability undergoes extensive research. The detailed topology, operation principle, and dc fault ride-through capability are addressed in Section II. In Section III, the average-value model of the proposed hybrid MMC is presented and its control strategy is thoroughly discussed. The viability of the new hybrid MMC in high-voltage applications is assessed in Section IV, considering point-to-point HVDC links with reduced numbers of cells. In this assessment, the steady-state and transient responses of the HVDC link based on the proposed hybrid MMC are examined, and major findings are highlighted. The conclusions drawn from both device and system aspects of the proposed hybrid MMC are summarized in Section V. is used as a series active power filter to attenuate the harmonic voltages generated by the main power stage at ( , and ). Due to the ac-side cascaded FB chain links, this topology is called a hybrid cascaded MMC (HC-MMC).
II. HYBRID MMC WITH CASCADED FULL BRIDGE CELLS

A. Topology of the Hybrid MMC With Cascaded FB Cells
B. Operating Principles
For the proposed HC-MMC topology, each arm of the MMC in the main power stage must block the full dc-link voltage , while the FB chain link of each phase can be configured to block half of the dc-link voltage for dc fault blocking capability. This means the number of FB cells required per phase for the low-power stage can be a quarter of the HB cell number for the main power stage, provided the cell capacitors and switching devices of both stages have the same rated voltage. As a result, the proposed HC-MMC is expected to have reduced onstate losses compared to hybrid converters presented in [11] . The use of the MMC in the main power stage, instead of a two-level converter or neutral-point clamped (NPC) converter as in [22] [23] [24] , makes tracking of the voltage possible by sequential switching of the FB cells in and out of the power path. For a more detailed comparison with recent state-of-the-art multilevel converters, please refer to [16] , [22] , and [25] [26] [27] . Fig. 2 illustrates the terminal voltage of the main power stage , the voltage across the FB chain link , and desired output voltage when a large number of cells are used in both stages. Notice that the proposed hybrid cascaded converter avoids the need for fast tracking of the sharp edges observed in [22] by slowing down the change rate of the output voltage for the main power stage at , , and . In this manner, improved synchronization of the switching instants between highand low-power stages is achieved and the output voltage transitions are free from voltage spikes and generally restricted to one voltage level per switching cycle.
For proper operation of the proposed HC-MMC, capacitor voltages of the HB cells and cascaded FB cells must be monitored and maintained around their nominal values. The capacitor voltage balancing of both stages is achieved by rotating the cell capacitors when synthesizing different voltage levels, taking into account arm and limb current polarities, and voltage magnitudes of the cell capacitors. Notice that the HB cell capacitors of the main power stage can only be charged when arm current is positive (unipolar current) or remained constant, and each cell generates two voltage levels. In the contrast, each FB cell of the low-power stage can generate three voltage levels (positive, negative, and zero voltages), and the cell capacitors can be charged, discharged, or kept constant with both positive and negative limb currents. To further ensure the voltages of FB cells remained around , a dc voltage loop that injects a small fundamental voltage into the reference signal of FB chain links is incorporated in each phase to compensate for the losses. The proposed HC-MMC can be controlled using hybrid modulation, where low and main power stages are controlled using two different modulation strategies [13] ; or multilevel modulation, where the proposed converter is controlled as one unit using level-shifted disposition carriers [19] . The later approach is adopted in this paper for simplicity of implementation. For more details on the modulation of the hybrid cascaded converters, please refer to [13] , [19] , [28] , and [29] . 
C. DC Fault Ride-Through
During dc faults, traditional HB-based MMCs draw large currents from the ac side through their free-wheeling diodes once the dc voltage drops below the peak of the line ac voltage, and such large currents may damage converter switching devices of the HVDC transmission system [3] .
The proposed HC-MMC has inherent dc fault blocking capability, which is necessary to eliminate the ac grid contribution to the dc-side fault current. Once a dc fault is sensed, all of the switching devices of the main power stage and cascade FB cells are blocked, and this presents the capacitors of the cascaded FB cells as a virtual dc link of per limb or phase-to-phase. When cascaded FB cells are blocked, their cell capacitors are charged by positive and negative phase currents and this eliminates any possibility of inrush current. During the dc fault period, the freewheeling diodes of the HB cells of the main power stage will experience a decaying current associated with the discharge of the dc cable distributed stray capacitors, and this current will fall to zero when all energy stored in the dc cable capacitors has completely dissipated. In this way, the risk of device failure due to increased current stresses during a dc fault is greatly reduced. Moreover, the capacitor voltages of the main power stage and cascaded FB cells are all retained to be used during soft systems restart when the fault is cleared.
III. CONTROL OF HC-MMC
This section uses the time-average model of the proposed HC-MMC to derive its control systems [30] , [31] . Each arm of the main power stage is represented by a controlled voltage source ( and ; and ; and and ) in series with the arm reactor. Each limb of the cascaded FB cells that operates as an active power filter is also modelled by a controllable voltage source ( , , and ), see Fig. 3 . According to equivalent circuit in Fig. 3 , the differential equations that describe the dynamics of the HC-MMC arm and output ac currents are
Recall that , and after subtracting the equation of the lower arm from that of the upper arm in Fig. 3 , the following equation is obtained:
Equation (3) shows that the fundamental current can be controlled by manipulating the fundamental components of the upper and lower arm voltages for the main power stages, and the voltage across the cascaded FB cells. The dynamics of the circulating current at the main power stage of the proposed HC-MMC are described by (4) where the dc current component of each MMC arm is . Equation (4) indicates that the circulating current can be regulated by controlling the average voltage developed across the upper and lower arms.
To facilitate control design, let and replace the right-hand side of (3) by (where ), and the resulting equation is transformed to the -synchronous reference frame using Park's transformation, assuming the voltage vector at the point of common coupling is aligned with the -axis
The inner current controller is designed based on (5) and (6) Fig. 4 are selected based on a similar approach presented in [13] , and then tuned using time-domain simulations. Fig. 5 depicts the test system that will be used to assess the capabilities of the presented HC-MMC under normal and dc fault conditions. and represent two stations of the long-distance HVDC transmission link Table I . For simplicity of illustration, the main and low-power stages of and are modelled with six HB cells per MMC arm and twelve FB cells in the ac side. In Fig. 5 , is configured to regulate the dc-link voltage level at 480 kV (pole-to-pole) and reactive power exchange with the grid , while controls active and reactive power exchanged with the grid . Unlike the two-level hybrid cascaded converter-based HVDC link discussed in [13] , a dc-link capacitor is not needed for the HC-MMC, and dc cable stray capacitance is sufficient to provide the dc-link midpoint to enable operation as 240-kV symmetrical monopolar.
IV. PERFORMANCE EVALUATION
A. Simulation Results
1) Four-Quadrant Operation:
To demonstrate four quadrant operation of the proposed HC-MMC-based HVDC link in Fig. 5 , is initially commanded to import 320 MW from to and the power-flow direction is reversed at time 2.75 s to export 320 MW from to . The change rate of active power is restrained to 1.6 MW/ms. The reactive power of is reversed from 150 to 150 MVar at 2.75 s, while that of is kept at zero during the entire simulation period. Fig. 6 presents simulation results for the four-quadrant operation of the test system. Observe that the power reversal is achieved with minimum transient effects in the active and reactive powers and ac currents of the , see Fig. 6 (a) and (c), and no overshoot in the active and reactive powers and ac currents of the . Notice that during active power reversal, as commanded by , the dc current reverses accordingly as expected from all VSC-HVDC links, with limited overshoot due to dynamics associated with arm and dc cable inductances. Furthermore, it can be seen that during active power reversal as commanded by , a limited drop in the dc link and cell capacitor voltages of both converter stations are observed, see Fig. 6(f)-(h) . Following the power reversal, the HVDC transmission system that is studied returns quickly to steady state.
One of the significant characteristics of the presented HC-MMC is the low capacitance requirements of the ac-side cascaded FB cells. Fig. 6 (i) and (j) shows that the capacitor voltages of the cascaded FB cells remain balanced around 20 kV, with less than 3% peak-to-peak voltage ripple. This low ripple is achieved with a cell capacitance of 270 , which is smaller than that of the main power stage. Such a low-voltage ripple indicates that the capacitance of the cascaded FB cell can be further reduced to give 10% ripple, which is a widely accepted figure for MMCs. The results presented in Fig. 6 have shown that the proposed HC-MMC is able to operate satisfactorily in the illustrative HVDC link over the entire operating range, with voltage and current stresses in the active and passive devices fully controlled.
2) DC Fault Ride-Through: This section assesses the performance of the proposed HC-MMC during pole-to-pole dc shortcircuit fault, considering the test system in Fig. 5 . The simulated scenario assumes the test system is subjected to a solid pole-to-pole dc fault at the middle of the dc cable at , and cleared after 280 ms. Both and are blocked during the dc fault period. In the prefault condition, exports 210-MW active power from to , and exchanges 85 MVar with its ac side at , while is set to maintain the dc voltage constant at 480 kV, with unity input power factor. The actions of and after the dc fault depend on their prefault control modes. After the dc fault is cleared, the gating signals to the main power stage of the that operates in dc voltage-control mode will be restored to build up the dc voltage to its rated and charge the dc cable, utilizing the soft restart control in order to minimize any potential oscillations in the dc-link current and voltage. Once the dc voltage of the has recovered to its rated value, its cascaded FB cells are deblocked to allow to operate in dc voltage control and provide reactive power support to the ac grid . Subsequently, the gating signals to both stages of can be restored, thus allowing its active and reactive powers to be ramped gradually from zero to their prefault values. Simulation results obtained from this test are displayed in Fig. 7 . When the dc fault occurs at 2 s, the dc-link voltage drops to zero, and three-phase ac currents of both stations and drop to zero as their gating signals are inhibited [ Fig. 7(c) and (d) ]. Immediate blocking of both converter stations activates their inherent dc fault reverse blocking capability, resulting in zero reactive and active power exchange between and and their corresponding ac grids [ Fig. 7(a) and (b) ]. When the dc fault is cleared at 2.28 s, the main power stage of is deblocked as previously stated to re-energize the dc cables gradually, benefiting from the large stored energy in its cell capacitors. During the dc-link voltage restoration, only the high-voltage part of must be operated, while both stages of remain blocked. When the low-power stage of the is de-blocked at 2.4 s, relatively small inrush currents are observed at the ac side as the dc voltage regulator restores the dc-link voltage to the rated value [ Fig. 7(c) ]. When is deblocked at 2.9 s and power transfer is restarted, relatively small inrush currents are observed in the ac side for short periods of time, see Fig. 7(d) .
Observe that after deblocking, both stages of [ Fig. 7(b) ] show that its active and reactive powers are ramped gradually from zero states to 210 MW and 85 MVAr, respectively, over 100 ms, with almost no transient oscillations. Besides, the HB cell capacitor voltages of the and remain balanced, fluctuating around 80 kV, with 8% peak-to-peak voltage ripple [see Fig. 7(g) and (h) ]. The HB cell capacitor voltages of the main power stage exhibit larger variations than those of the FB cells. This is because they have been used during gradual buildup of the dc-link voltage and charging of the dc cable stray capacitors, while the FB cells remain blocked.
Reference [13] shows that the hybrid cascaded two-level VSC exhibits large inrush currents that may damage converter switches when the converter is deblocked, and this large current is associated with the uncontrolled charging of the two-level converter dc link and dc cable capacitors. For the presented HC-MMC, only the dc cable distributed capacitance is discharged through antiparallel diodes of the MMC parts, due to the distributed cell capacitors of the main power stage instead of the concentrated dc-link capacitor as in the two-level and neutral-point clamped converter. As a result, the peak fault current for the case being considered in this paper is 4.3 kA, which is only 7.2% of that of the hybrid cascaded two-level converter. Fig. 7 (k)-(n) presents arm currents of the main power stage of and . These arm currents briefly exhibit overcurrents as the dc cable capacitance discharges during the initial period of the dc fault and then subside to zero as previously explained. It should be noted that the arm currents of experience limited overcurrent when the soft restart is initiated at 2.4 s, see Fig. 7 (k) and (m). Although the test system is subjected to the most severe type of dc fault, the system fully recovers and continues to contribute to the power transfer between and . The results presented in Fig. 7 have shown that the dc fault blocking and soft restart capabilities of the proposed HC-MMC can allow the HVDC transmission system to ride-through a dc fault, avoiding the use of the solid-state dc CBs. This distinct feature may facilitate practical implementation of the HVDC transmission system and multiterminal dc grids. The following part summarizes the soft restart strategy of the HC-MMC discussed earlier, including its main objectives.
In the hybrid cascaded converter discussed in [13] and all other multilevel converters with dc fault reverse blocking capability [25] , converter switching devices tend to experience extremely high-current stresses when a temporary dc fault is suddenly cleared, while ac CBs remain closed. This is because the dc cables tend to be charged instantly in an uncontrolled fashion. This may expose converter switches to extremely high currents (especially, in the case of a very long HVDC link), and the magnitudes of these currents are only limited by transformer leakage inductances and arm inductances in the main power stage. This paper proposes a soft restart that exploits the cascaded FB cells of both converter stations as fast acting ac and dc CBs to stop the uncontrolled inrush currents from the ac side toward the dc side when a dc-link voltage collapses during dc fault (elimination of ac grid contribution to dc fault current). Also, the cascaded FB cells of both stations mimicked operation of ac CBs by preventing instantaneous charging of the dc cables when a temporary dc fault is suddenly cleared; thus, the uncontrolled inrush currents from the ac side toward dc side through converter switches are avoided. The proposed soft restart uses the energy stored in HB cell capacitors of the main power stage and voltage of these cells to build up the dc-link voltage gradually from zero to nearly rated in discrete fashion. This is achieved by sequential de-blocking of the HB cells of the converter that controls dc-link voltage, while the cascaded FB cells of both stations remain in the blocking state (acting as opened ac CBs). In TABLE II  COMPARISON BETWEEN FB-MMC AND HC-MMC, WHERE  IS THE CELL NUMBER PER ARM this period, the dc cable stray capacitors are charged gradually as the dc-link voltage is building up. After the dc-link voltage of the station that regulates dc voltage is restored to near its rated voltage, its cascaded FB cells are deblocked to lift up the dc-link voltage of this station to its rated. When this stage is achieved, the main and low-power stages of the converter that control active power are deblocked simultaneously to enable equalization of dc-link voltages of both stations as dc power is maintained zero. Afterward, power transmission can be restarted.
The results presented in this paper have shown that the proposed restart strategy has minimized transient oscillations normally associated with the system re-energization following sudden clearance of the dc short-circuit fault, without exposing converters to high currents that may damage their switching devices.
B. Comparison Between HC-MMC and FB-MMC
For ease of comparison between the proposed HC-MMC and FB-MMC, the FB and HB cells in both converters and both stages of HC-MMC are rated to be ; where " " is the dc-link voltage and " " is the number of cells per MMC arm. This means that HC-MMC and FB-MMC operate from the same dc-link voltage and are connected to the same ac-side voltage. The detailed comparison between FB-MMC and HC-MMC is summarized in Table II . This table confirms that HC-MMC has lower switches in the conduction path than FB-MMC; therefore, it is expected to have lower conduction loss.
The following part presents a high level switching loss comparison between HC-MMC and FB-MMC. Sequential switching of the IGBT as in Fig. 1 does not mean high switching losses (or high switching frequency). For example, in typical full-scale HVDC systems with a 480-kV dc link, where the voltage across each cell capacitor and its IGBTs during normal operation is assumed to be 2 kV, the number of cells per arm is 480 kV 240 cells. This means the numbers of cell capacitors and IGBTs from the upper arm plus that from the lower arm of the main power stage are 480 and 960, respectively (with 480 IGBTs in the conduction path at each instant). By controlling the measurement rate of the cell capacitor voltages and other means, the number of times each IGBT can switch on and off during transition from to and vice-versa can be restrained to 3 or 4 times per fundamental period (thus, their average switching frequency will be in range from 150 to 200 Hz as in a typical half-bridge MMC) [32] . Assuming that the low-power stage of the HC-MMC uses the same IGBTs as the main power stage, and provided that the low-power stage must be able to block for dc fault blocking, the numbers of cell capacitors and IGBTs for the low-power stage are 120 and 480, respectively (with 240 IGBTs in a conduction path at each instant). With the number of IGBTs in the conduction path in both power stages being 720, and assuming the average switching frequency is the same for both stages as it will be in practical systems, the total switching loss per phase can be approximated as , where and are turn-on and turn-off energies per device. For simplicity, average and are assumed to be the same for all devices over several fundamental periods.
For the FB-MMC with the same dc link and ac side voltage as HC-MMC, the number of IGBTs per phase is 1920, with 960 IGBTs in the conduction path in each phase. This means that the switching loss can be approximated as . Notice that dc current components only exist in the main power stage of the HC-MMC. This simplified analysis has shown that the HC-MMC is expected to have relatively lower switching loss than FB-MMC. Using the aforementioned assumptions, HC-MMC and FB-MMC require 1440 and 1920 IGBTs per phase, respectively. This shows that HC-MMC requires less investment in semiconductor devices than FB-MMC. But the drawback of HC-MMC is that it requires more cell capacitors than FB-MMC, see Table II . For a more detailed comparison with recent state-of-the-art multilevel converters, please refer to [16] , [22] , and [25] [26] [27] .
V. CONCLUSION
A new HC-MMC for HVDC transmission systems is proposed where the cascaded FB cells offer dc fault reverse blocking capability. The FBs also act as an ac CB to virtually eliminate inrush currents from the ac side when the converter is deblocked during system restart following fault clearance. Controlled recharging of the dc cable capacitance is provided by the HB cells of the main power stage while the cascaded FB cells remain blocked. The main power stage of the proposed converter operates at relatively low switching frequency; hence, the switching losses are reduced. The cascaded FB cells are only used to compensate for the harmonics generated by the main power stage, drastically reducing the FB cell capacitance and dimension. The presented results show that capacitor voltage balancing of both the main power stage and cascaded FB cells can be maintained independent of system operating conditions, including dc faults. The synchronization of the main power stage and cascaded FB cells is achieved by slowing down the rate of change of their respective output voltages and by restricting the switching transition to one voltage level per modulation period. When considering the number of devices in the conduction path and the current stresses per device, the proposed converter is expected to be competitive with the hybrid converters in [2] , [14] , [15] , and [18] . Since 2013, he has been a Research Associate with the University of Strathclyde, Glasgow, U.K. His research interests include HVDC transmission systems, grid integration of renewable power, power-electronic converters, and energy conversion.
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